Abstract-This paper proposes an adaptive forward error correction (FEC) algorithm, referred to as the Haft-t algorithm for synchronous digital hierarchy (SDH) based wavelength division multiplexing (WDM) optical networks. Unlike most previous adaptive FEC algorithms which change to a stronger code for error correction based on either packet losses or erroneous condition, the Half-t algorithm is able to do so before an error occurs. Simulation results show that the Haft-t algorithm can maintain the output bit error rate (BER) below a target BER by assigning an appropriate value of waiting delay before changing to a weaker code.
I. INTRODUCTION
YNCHRONOUS digital hierarchy (SDH) is one of the most successful and widely used optical transmission technology [1] . There are two types of FEC standardized for SDH, known as the in-band FEC and the out-of-band (OOB) FEC [1] , [2] . The in-band FEC adds the FEC redundancy in the unused octet at the overhead of the SDH frame. The SDH frame is known as synchronous transport module-level N (STM-N). Here N denotes the hierarchy of bit rate [1] . Due to limited space in the overhead, the code used is a weak BoseChaudhuri-Hochquenhem (BCH) code, which can correct only up to 3-bit errors in a FEC block of 4320 bits. The OOB FEC is initially developed for submarine systems. This scheme utilizes additional line rate to accommodate the FEC redundancy, i.e. the speed of 2.66 Gb/s is used for transmission of 2.5 Gb/s signal. The OOB FEC works on STM-16 (2.5 Gb/s) basis, higher line rates is achieved by M STM-16 signal interleaving, where M is a positive integer different from zero. The code used is a Reed-Solomon (RS) code, which can correct up to 8-byte errors in a FEC block of 255 bytes. The both in-band and OOB FEC schemes use fixed codes that limit their correction capability and efficiency for different seriousness of errors. Besides, when SDH is operating on a wavelength division multiplex (WDM) system, the FEC schemes remain the same for each of the channel, thus the properties of the multi-channel WDM system are not well utilized as far as FEC schemes are concerned.
Adaptive FECs are widely proposed for wireless communications. Most of the proposed adaptive FEC algorithms change to a stronger code for error correction based on either packet losses or bit errors condition [3] - [9] . An adaptive FEC algorithm for optical communications was not reported.
This paper proposes a new adaptive FEC algorithm, referred to as the Half-t algorithm, for SDH-based WDM optical networks which takes advantage of the multi-channel system to support adaptive FEC code assignment. The algorithm is able to adaptively assign a suitable code for error correction before an error occurs.
II. SYSTEM MODEL
This section presents the system model of the Haft-t algorithm. The proposed FEC system consists of a WDM system which uses a dedicated WDM channel, referred to as the redundancy channel, to transmit the FEC redundancies. As opposed to the existing FEC schemes that are based on fixed codes, the proposed FEC system supports adaptive codes because the redundancy channel provides a common bandwidth, which can be used to accommodate different sizes of FEC redundancies for many SDH payloads. This approach allows each SDH payload carried by the WDM channel, referred to as the payload channel, to transmit without altering the signal format and speed. The proposed FEC system adopts both BCH and RS codes to provide FEC protection, referred to as the BCH-and the RS-based schemes, respectively. Fig. 1 shows the architecture of the proposed FEC system which consists of only two payloads. The system processes STM-N frames based on row-by-row basis. N=16, 64 and 256 for 2.5 Gb/s, 10 Gb/s and 40 Gb/s signals, respectively. The lower data rates (i.e., 155 Mb/s and 622 Mb/s) are not considered as they have less probability of error in optical transmission. This architecture is applicable for both the BCHand the RS-based schemes with the following differences:
The 1) For the BCH-based scheme, the interleaver/deinterleaver performs N/2-way bit-interleaving/bit-deinterleaving. For the RS-based scheme, the interleaver/deinterleaver performs 3N/2-way byte-interleaving/byte-deinterleaving.
2) For the BCH-based scheme, the FEC encoders/decoders represent N/2 configurable BCH encoders/decoders for each SDH payload. For the RS-based scheme, the FEC encoders/decoders represent 3N/2 configurable RS encoders/decoders for each SDH payload.
At the transmitting node, the SDH signals after converted into electrical signals are split into two identical paths (referred to as the lower and the upper paths based on the relative position in the figure). At the upper path, a row of STM-N is processed by the deinterleaver at a time to produce N/2 bitdeinterleaved and 3N/2 byte-deinterleaved signals, for the BCH-and the RS-based schemes, respectively. These signals are then encoded by the N/2 BCH and the 3N/2 RS encoders, respectively, in parallel. After encoding, the FEC redundancies generated by the FEC encoders are multiplexed by the time division multiplexing (TDM) module before converting into optical signal for transmission over the redundancy channel λ r .
Meanwhile, the SDH payloads at the lower path are transmitted over λ 1 and λ 2 as normal without altering the signal format and the speed.
At the receiving node, a fiber delay line (FDL) for the duration of the encoding delay is needed for all payload channels. Then, each row of STM-N of the payload channels is deinterleaved into N/2 bit-deinterlleaved and 3N/2 bytedeinterleaved signals for the BCH-and the RS-based schemes, respectively. These signals are then decoded by N/2 BCH and 3N/2 RS decoders, respectively, in parallel using the corresponding FEC redundancies demultiplexed from the TDM module. The decoded signals are then interleaved back into a row of STM-N.
Both the redundancy and the payload channels suffer a delay of a row of STM-N due to deinterleaving at the transmitting and the receiving nodes, respectively. This is because the whole row of STM-N signal needs to be buffered before the deinterleaving operation. Nevertheless, the FEC redundancy channel suffers an additional delay due to encoding. Thus a FDL for the duration of the encoding delay is needed for each payload channel to maintain synchronization between the The architecture of the proposed FEC system which consists of only two payloads. This architecture is applicable for both the BCH-and the RSbased schemes with the following differences. 1) For the BCH-based scheme, the interleaver/deinterleaver performs N/2-way bit-interleaving/bitdeinterleaving. For the RS-based scheme, the interleaver/deinterleaver performs 3N/2-way byte-interleaving/byte-deinterleaving. And 2) For the BCHbased scheme, the FEC encoders/decoders represent N/2 configurable BCH encoders/decoders for each SDH payload. For the RS-based scheme, the FEC encoders/decoders represent 3N/2 configurable RS encoders/decoders for each SDH payload.
redundancy and the payload channels. The decoded signals are then sent to the B2 error detection modules for detecting if it has any error not successfully corrected by the decoders. Meanwhile, the information of the number and the location of the errors corrected by the FEC decoders are fed to the corrected errors analysis (CEA) module for analysis. The outputs of B2 error detection and CEA modules are then used as the input parameters to the Half-t algorithm module for deciding the value of error correction capability, t should be used for error correction. The changes of FEC code (i.e. either increasing or decreasing t) can be achieved by sending a control signal from the algorithm module at receiving node to the FEC encoders at transmitting node via the return channel. Since SDH is a bi-directional transmission system, the return channel can be transmitted via the reverse direction of the redundancy channel.
A. The BCH-Based Scheme
The BCH-based scheme adopts the shortened, systematic binary BCH (4320+13t, 4320) code with t = {2, 4, 8, 16, 32, 64}, expressed in bits. The code is denoted as the BCHt code. It is derived from the BCH (8191, 8191-13t) parent code [10] . The BCHt code is N/2-way bit-interleaved in a row of STM-N to support t×N/2 bits burst errors correction capability per row.
B. The RS-Based Scheme
The RS-based scheme adopts the shortened, systematic RS (180+2t, 180) code with t = {2, 4, 8, 16}, expressed in bytes. The code is denoted as the RSt code. It operates on bytes instead of bits basis. It is derived from the RS (255, 255-2t) parent code [10] . The RSt code is 3N/2-way byte-interleaved in a row of STM-N to support t×3N/2 bytes burst errors correction capability per row.
III. THE HALF-T ALGORITHM
An adaptive FEC algorithm is needed to decide the suitable FEC code for error correction. This section proposes a new adaptive FEC algorithm, referred to as the Half-t algorithm for the proposed FEC system. The Half-t algorithm is designed based the principle that high reliability and high accuracy are needed for optical transmission. Unlike most previous adaptive FEC algorithms which change to a stronger code for error correction based on either packet losses or erroneous condition, the Half-t algorithm is able to do so before an error occurs. The Half-t algorithm uses two sources of information for processing, which are 1) corrected errors count, and 2) B2 errors. These information are discussed in the followings.
When a BCH and a RS decoder correcting errors, the decoding algorithm finds the error values and the error positions for correcting the received codeword [11] . Each error value represents a bit and a symbol error for the BCH-and the RS-based schemes, respectively. The total number of corrected bits and corrected symbols for each codeword is referred to as corrected error count (CEC) for the BCH-and the RS-based schemes, respectively. CEC is a good source of information for the Half-t algorithm because it allows the algorithm to make decision before an error is actually occurred.
When the number of errors in a codeword is more than t, the decoder is unable to correct these errors and thus the CEC value is zero. Therefore, CEC itself is not sufficient and the second source of information is needed by the Half-t algorithm for processing. The errors detected by B2 bytes can be used as the second source of information. B2 bytes are a bit interleaved parity N × 24 (BIP-N × 24) code readily available in SDH frames [1] . They can be used for detection of errors which are not successfully corrected by a FEC decoder, either due to the decoder is unable to correct the errors or miscorrection. Hence, B2 errors and CEC are a good match as they can complement each other for different situation of errors.
The concept of the Half-t algorithm can be explained by the high level flowchart as shown in Fig. 2 . The algorithm consists of three major steps as follows:
1) The Half-t algorithm starts with checking if there is any B2 error. If yes, it means an error has already occurred (critical situation) and the Half-t algorithm immediately sends a control signal to change the current code to the second next stronger code, i.e. t = t×4. For example, if the current code is BCH8, then the new code will be BCH32.
2) When there is no B2 error, the Half-t algorithm will check if CEC is more than t/2. If yes, it means the error level is high for the current code and the Half-t algorithm immediately sends a control signal to change the current code to the next stronger code, i.e. t = t×2. For example, if the current code is BCH8, then the new code will be BCH16. 3) When neither B2 error nor CEC more than t/2, the Half-t algorithm will check if CEC is less than or equals to t/4 to decide if a weaker code can be used for error correction. Unlike the previous steps, the Half-t algorithm will not immediate send a control signal to change to the weaker code when it encounters CEC less than or equals to t/4, but it will continuous checking if this situation remains for a predetermined duration, referred to as the drop-down delay (DDD). The approach is to avoid the Half-t algorithm mistakenly changes to a weaker code under inconsistence error condition that the errors may not arrive at certain interval.
By using the steps describe above, the proposed FEC system is able to adaptively use a suitable code for errors correction such the number of errors is not exceeding t/2. The proposed adaptive FEC algorithm is therefore called as the Half-t algorithm.
IV. RESULTS AND DISCUSSION
An end to end simulation system was developed to study and evaluate of the end to end characteristics and performance of the Half-t algorithm. The system was developed using Matlab Simulink (http://www.mathworks.com) and executed on a Pentium IV 2.8 GHz personal computer. Different ratio of transmission errors, referred to as the input BER are generated by the Binary Symmetrical Channel (BSC), which is a function block of the Communications Blocksets. The performances of the Half-t algorithm are evaluated as the ratio of errors after error correction, referred to as the output BER, and the average FEC overhead needed. Fig. 3 shows the BER performance of the BCH-based scheme for different values of drop-down delay, DDD. The BCH-based scheme obtains smaller output BER for larger DDD when input BER is less than 3×10 -3 . For higher input BER, the scheme obtains similar output BER for different values of DDD. This observation is due to the Half-t algorithm assigns stronger codes for larger DDD. However, when input BER is more than 3×10 -3 , the scheme has already used the strongest code (i.e. BCH64) for different values of DDD and the algorithm is unable to assign any stronger code for further increase of input BER. Therefore the output BER increases with further increase of input BER. For instance of DDD=40 frames, the BCH-based scheme is able to maintain the output BER below an acceptable target BER for optical communications of 10 -9 when input BER is less than 7×10 -3 . It is interesting to observe that the graph shows peaks and valleys pattern for different values of DDD. This observation is due the transition of the FEC codes when the Half-t algorithm assigns stronger codes for higher input BER and vice versa. For example of DDD=1 frame, the scheme uses the weaker codes (i.e. BCH2, BCH4 and BCH8 alternatively) for small input BER at the left hand side of peak no. 1 (P1). As the BER performance of BCH2 reduces when input BER increases, it causes a peak pattern at P1. However, further increase of input BER after P1 causes the scheme uses stronger codes (i.e. BCH4, BCH8 and BCH16 alternatively) and not using BCH2 any more for error correction. As the BER performance of BCH4 is better than that of BCH2, it causes a valley pattern at valley no. 1 (V1). This process is repeated for transition from BCH4 to BCH8 at P2 and V2, and so on. The similar explanation is applied to DDD=10 and 40 frames. The curves of DDD=10 and 40 frames have less number of peaks and valleys compared with that of DDD=1 frame. This is because the scheme obtains smaller output BER for higher DDD that some peaks and valleys occur at the output BER of less than 10 -12 . Hence, they are not shown in the graph. Fig. 4 shows the average FEC overhead of the BCH-based scheme for different values of DDD. The average FEC overhead increases when input BER increases for different values of DDD, but the curves saturate at 19.3%. This is because the Half-t algorithm assigns stronger codes for a higher input BER. However, when input BER is higher than 3×10 -3 , the algorithm has assigned the strongest code for different values of DDD and it is unable to assign any stronger code for further increase of input BER. Besides, it is observed that the BCH-based scheme uses more FEC overhead for larger DDD when input BER is less than 3×10 -3 . This is due to the property of the Half-t algorithm which assigns stronger codes for larger DDD. It is important to note that although the BCH-based scheme requires more FEC overhead for high input BER, the requirement of FEC overhead reduces when input BER reduces. For instance, the scheme only requires about 0.7% of average FEC overhead when input BER is 10 -6 . Therefore, the BCH-based scheme provided a way to use the FEC overhead efficiently. The observation in this graph is consistence with the previous graph (Fig. 3 ).
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1. The curves in Fig. 4 run smoothly for small DDD (i.e. 1 frame), but a few steps of stair pattern is observed for DDD=10 and 40 frames. This pattern is due to the transition of the FEC codes when the scheme assigns stronger codes for higher input BER and vice and versa. The stair pattern is not obvious for DDD=1 frame because the scheme uses many FEC codes alternatively for error correction, and the FEC overhead recorded here is the average value of these codes. For larger DDD, the scheme is more stick to less number of FEC codes (either one or two codes alternatively). Therefore, the transition of codes is not happen smoothly, but appears as stair pattern. For instance of DDD=40 frames, the transition from BCH8 to BCH16 until BCH64 can be clearly seen as labelled in the graph. Fig. 5 shows the BER performance of the RS-based scheme for different values of DDD. Similar to the BCH-based scheme, the RS-based scheme obtains smaller output BER for larger DDD when input BER is less than 1.8×10 -3 . For higher input BER, the scheme obtains similar output BER for different values of DDD as the strongest code (i.e. RS16) is used for error correction. Besides, the graph also shows peaks and valleys pattern for different values of DDD. The same explanation for the BCH-based scheme (Fig. 3) applies here. Unlike the BCH-based scheme, the graph has less number of peaks and valleys compared with that of the BCH-based scheme. This is due to the RS-based scheme supports less number of FEC codes. Therefore the number of transitions of FEC codes is also less. For instance of DDD=40 frames, the RS-based scheme is able to maintain the output BER below the target BER of 10 -9 when input BER is less than 2.3×10 -3
. Fig. 6 shows the average FEC overhead of the RS-based scheme for different values of DDD. Similar to the BCH-based scheme, the average FEC overhead increases when input BER increases for different values of DDD, but the curves saturate at 17.8%. The RS-based scheme uses more FEC overhead for larger DDD when input BER is less than 10 -3 . Besides, the curves show a series of stair pattern. The same explanation for the BCH-based scheme (Fig. 4) applies here. The observation in this graph is consistence with the previous graph (Fig. 5) . Similar to the BCH-based scheme that although the RS-based scheme requires more FEC overhead for high input BER, the requirement of FEC overhead reduces when input BER reduces. Comparison between schemes shows that the RSbased scheme requires more FEC overhead than that of the BCH-based scheme for small input BER. For instance of input BER of 10 -6 , the RS-based scheme requires about 2.3% of average FEC overhead compared with that of 0.7% of the BCH-based scheme. This is due to the FEC overhead required by the weakest code (i.e. RS2) is higher than that of the BCHbased scheme (i.e. BCH64).
V. CONCLUSION
The architecture of an adaptive FEC system for SDH-based WDM network is presented. As opposed to the existing FEC schemes that are based on fixed codes. The proposed FEC system supports adaptive codes because the dedicated WDM channel can be used to transmit different sizes of FEC redundancies for the payloads. This is an important feature because different FEC code can be assigned to different payload based on different seriousness of errors. The proposed
1. FEC system adopts both BCH and RS codes to provide FEC protection, referred to as the BCH-and the RS-based schemes, respectively. The Half-t algorithm is proposed as the adaptive FEC algorithm for the proposed FEC system to decide the suitable FEC code for error correction. Unlike most previous adaptive FEC algorithms which change to the stronger code based on packet loss or erroneous condition, the Half-t algorithm is able to do so before an error occurs. Hence, the Half-t algorithm is suitable for high reliability and high accuracy requirements of the optical transmission.
Simulation results show that the Half-t algorithm is able to use different value of t adaptively for error correction. Both the BCH-and the RS-based schemes obtain smaller output BER for larger DDD. When DDD=40 frames, the BCH-and the RSbased schemes are able to maintain the output BER below an acceptable target BER of 10 -9 when input BER is less than 7×10 -3 and 2.3×10 -3 , respectively. Besides, the results also show that although the Half-t algorithm requires more FEC overhead for high input BER, the requirement of FEC overhead reduces with input BER. The BCH-and the RSbased schemes require the maximum FEC overhead of about 19.3% and 17.8% when input BER are more than 3×10 -3 and 10 -3 , respectively. However, the schemes only require about 0.7% and 2.3% of FEC overhead, respectively when input BER is 10 -6 . Hence, in addition to the adaptive BER performance, the Half-t algorithm provides a way to use the FEC overhead more efficiently. 
